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Abstract—This paper is present sinusoidal frequency doublers 
circuit with low voltage + 1.5 volt CMOS inverter. Main 
structure of circuit has three parts that is CMOS inverter circuit, 
differential amplifier circuit, and square root circuit. This circuit 
has designed to receive input voltage and give output voltage use 
few MOS transistor, easy to understand, non complex of circuit, 
high precision, low error and low power. The Simulation of 
circuit has MOS transistor functional in active and saturation 
period. PSpice programmed has used to confirmation of testing 
and simulation.  
Keywords-component; sinusoidal frequency doublers, low 
voltage,CMOS inverter. 
I.  INTRODUCTION  
     Sinusoidal frequency doublers is popular in 
telecommunication for example using instrument processing, 
or circuit analysis in analog processing [1-2]. The normally, 
sinusoidal frequency doublers has be the characteristic of tune 
LC circuit or analog multiplier circuit. A lot of researches 
presented has the narrow frequency operation period and non 
suitable for establish of integrated circuit, so the circuit 
development by multiplier circuit and sinusoidal frequency 
doublers used op-amp to function, then it able to charge the 
limited of tune LC circuit, and able to establish integrated 
circuit too. However, the circuits still have op-amp then the 
circuits still have big size, high loss of power supply, and used 
a lot of device. So in this paper is present new choice of 
sinusoidal frequency doublers and suitable for establish high 
integrated circuit. Because of the circuit has designed easy to 
understand, noncomplex, and MOS transistor functional in 
active and saturation regions for compound to CMOS inverter 
circuit, Differential amplifier circuit and square-rooter circuit. 
The new circuits is of MOS transistor, but still have high 
efficiency, low power supply + 1.5 Volt, high precision low 
error and low power. From the purpose of research doesn’t 
want error with circuit, so setting all K of MOS transistors is 
equal. 
II. DESIGNATION AND FUNCTIONAL 
The sinusoidal frequency doublers circuit with low voltage 
+ 1.5 volt has three parts of circuit. In the first part is CMOS 
inverter circuit has functional to invert input signal high speed, 
low errors and high precision. The second part is differential 
amplifier circuit has function to squares rule of circuit. The 
third part is square-rooter circuit has functional to squared of 
integrated differential amplifier circuit by the relation of  MOS 
transistor in active and saturation period, when the functional 
three part of circuit put together is able to write diagram box as 
figure 1. For more understand in this researcher we are separate 
the part of circuit operation as following. 
 
Figure 1. Diagram is show sinusoidal frequency doublers circuit with low 
voltage + 1.5 volt CMOS inverter. 
A. CMOS Iverter Crcuit 
     From the figure 2 show CMOS inverter circuit component 
by M1, M2, M3 and M4. So, Sending input signal  has to 
positive and negative phase entrance pin-gate M1 and M2 it 
will two MOS transistor serration working. To be a result of 
CMOS inverter designed working in MOS transistor 
saturation. So we can computable output–input relation of 
CMOS inverter by  
 
Figure 2. CMOS inverter circuit 
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An equation current of MOS transistor saturation working is 
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When       
D
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Whence (1) equation and CMOS inverter circuit value to 
result is 
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If a symmetry point of circuit in equation (8) 
 
2/DDoutin VVV ==        (8) 
 
By              pn ββ =  and  tptn VV −=                   (9) 
 
So       inout VV −=              (10) 
B. Differential Amplifier Circuit 
     From the figure 3 is show a differential amplifier circuit 
component M5 and M6. Functional of circuit is working when 
M5 and M6 receive signal from CMOS inverter circuit, and to 
setting MOS transistor working by square formulation. The 
relation M5 and M6 current able to show [5] 
 
M 5 M 6
RL
V in -V in
 
Figure 3. Differential amplifier circuit 
65 DMDMRL III +=   (11) 
 
By 255 )( TssinDM VVVKI −−=          (12) 
 
And       266 )( TSSinDM VVVKI −−−=           (13) 
 
Instead of an equation (12) and (13) in to (11) then the result is 
 [ ] [ ]2625 )()( TSSinTSSinRL VVVKVVVKI −−−+−−=     (14) 
 
From the designing is setting K5=K6=K 
 
So [ ]22 )()(2 TSSinRL VVVKI ++=   (15) 
C. Square-Rooter Circuit 
     From the figure 4 is show a square-rooter circuit 
component M7 and M8 . The circuit designing is setting M7 
work in saturation period and M8 work in non-saturation 
period. The circuit relation show as an equation current [6] 
 
              Figure 4. Square-rooter circuit 
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From figure 4 if 87 DMDM II =  so, the relation Voltage output 
Circuit   computable by 
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When instead result of an equation (18) to (17) the new result 
is 
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From equation (20) is able mathematic calculation to finding 
VO then the result is square root of drain current as (21) 
 
7
732.0
DMO IK
V =        (21) 
D. The Completely Sinusoidal Frequency Doublers Circuit 
With Low Voltage + 1.5 volt CMOS Inverter. 
 
 
Figure 5. The completely sinusoidal frequency doublers circuit with low 
voltage + 1.5 volt CMOS inverter. 
 
     From the function of three circuits, when we put gathers, so 
the new circuit is the completely sinusoidal frequency 
doublers circuit with low voltage + 1.5 volt, it has high 
precision, low error, used few MOS transistor, low power. 
When bring equation (10) of CMOS inverter circuit to analyze 
by setting Vin = Vm sin ωt the output CMOS inverter result is  
–Vin. While, the differential amplifier circuit integrated to 
inverter CMOS circuit, and square-rooter circuit integrated to 
differential amplifier circuit. So, the new result has related to 
all result of circuit, it is able to write the output circuit 
equation as  
 
)2(1732.0 2inO KVK
V =   (22) 
2035.1 inO VV =           (23) 
 
When bring Vin = Vm sin ωt instead in equation (23) and 
analyze by trigonometric function relate is  
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Then the equation (23) can be rewritten as  
 
)(035.1 2 tCosVVV mDCO ω+=         (26) 
III. SIMULATION AND MEASUREMENT RESULT 
From the completely sinusoidal frequency doublers circuit 
with low voltage + 1.5 volt CMOS inverter is abler to 
confirmation the efficient of simulation circuit by PSpice 
programmed to analyze and the testing by send input voltage 
signal as equation (27) setting VDD = 1.5 Volt, VSS = -1.5 Volt 
and W/L = 1.5/0.15 µm, by sending input voltage signal at 
equation (27), and to setting W/L = 1.5/0.15 µm, then the result 
is output signal as figure 6 
 
tSinVin π20001.0=          (27) 
 
 
Figure 6. The result from sending input signal as (27) 
 
IV. CONCLUSION 
     From the sinusoidal frequency doublers circuit with low 
voltage + 1.5 volt CMOS inverter has presented that show 
noncomplex of working function, dissipation of current 
source, and few MOS transistor, operating at input and output 
in voltage mode, high precision, low error. The efficient 
simulation circuit is able confirm by PSpice program as 
presentation principle. 
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APPENDIX 
The parameters used in simulation are 0.5 µm CMOS 
Model obtained through MIETEC [10] as listed in Table I. For 
aspect ratio (W/L) of MOS transistors used are as follows:    
1.5 µm / 0.15 µm for all NMOS transistors; 1.5 µm / 0.15 µm 
for all PMOS transistors. 
TABLE I.  CMOS MODEL USED IN THE SIMULATION 
---------------------------------------------------------------------------------------------- 
.MODEL CMOSN NMOS LEVEL = 3 TOX = 1.4E-8 NSUB = 1E17 
GAMMA = 0.5483559 PHI = 0.7 VTO = 0.7640855 DELTA = 3.0541177 
UO = 662.6984452 ETA = 3.162045E-6 THETA = 0.1013999                     
KP = 1.259355E-4 VMAX = 1.442228E5 KAPPA = 0.3 RSH = 7.513418E-3     
NFS = 1E12 TPG = 1 XJ = 3E-7 LD = 1E-13 WD = 2.334779E-7            
CGDO = 2.15E-10 CGSO = 2.15E-10 CGBO = 1E-10 CJ = 4.258447E-4    
PB = 0.9140376 MJ = 0.435903 CJSW = 3.147465E-10 MJSW   = 0.1977689                                                                                                            
 
.MODEL CMOSP PMOS LEVEL = 3 TOX = 1.4E-8 NSUB = 1E17 
GAMMA = 0.6243261 PHI = 0.7 VTO = -0.9444911 DELTA = 0.1118368 
UO = 250 ETA = 0 THETA = 0.1633973 KP = 3.924644E-5 VMAX = 1E6 
KAPPA = 30.1015109 RSH = 33.9672594 NFS = 1E12 TPG = -1 XJ = 2E-7 
LD = 5E-13 WD = 4.11531E-7 CGDO = 2.34E-10 CGSO = 2.34E-10   
CGBO = 1E-10 CJ = 7.285722E-4 PB = 0.96443 MJ = 0.5                        
CJSW = 2.955161E-10 MJSW = 0.3184873     
---------------------------------------------------------------------------------------------- 
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